

Serial No. 10/672,165

PATENT
Docket No. 72145.012400/US**AMENDMENTS TO THE CLAIMS**

Claim 1 (currently amended) A chip scale package of an integrated circuit, comprising:

- (a) at least one solder ball pad; and
- (b) a moat around each solder ball pad for containing liquefied material that flows to the moat, wherein the liquefied material is provided for forming around a solder ball on the solder ball pad.

Claim 2 (original) The chip scale package of claim 1, in which at least one passivation layer is disposed on the integrated circuit, and in which the moat is formed in the at least one passivation layer.

Claim 3 (original) The chip scale package of claim 2, in which the at least one passivation layer comprises a photo-imageable polymer film.

Claim 4 (original) The chip scale package of claim 2, in which the at least one passivation layer has a thickness, and the moat is a full-depth moat having a thickness substantially equal to the thickness of the at least one passivation layer.

Claim 5 (original) The chip scale package of claim 4, in which the at least one passivation layer comprises a photo-imageable polymer film.

Claim 6 (original) The chip scale package of claim 2, in which the at least one passivation layer has a thickness, and the moat is a partial-depth moat having a thickness of approximately 1-99% of the thickness of the at least one passivation layer.

Claim 7 (original) The chip scale package of claim 6, in which the at least one passivation layer comprises a photo-imageable polymer film.

Claim 8 (original) The chip scale package of claim 1, in which a first passivation layer is disposed on the integrated circuit, and a second passivation layer, having a thickness, is

BEST AVAILABLE COPY

Serial No. 10/672,165

PATENT
Docket No. 72145.012400/US

disposed on the first passivation layer, and in which the moat is formed in the second passivation layer.

Claim 9 (original) The chip scale package of claim 8, in which the moat is a full-depth moat having a moat depth substantially equal to the thickness of the second passivation layer.

Claim 10 (original) The chip scale package of claim 9, in which at least the second passivation layer comprises a photo-imageable polymer film.

Claim 11 (original) The chip scale package of claim 8, in which the moat is a partial-depth moat having a moat depth of approximately 1-99% the thickness of the second passivation layer.

Claim 12 (original) The chip scale package of claim 11, in which at least the second passivation layer comprises a photo-imageable polymer film.

Claim 13 (original) A wafer for a chip scale package, the wafer having at least one solder ball pad, comprising:

- (a) a solder ball at each solder ball pad;
- (b) a polymer collar around the solder ball; and
- (c) a moat around each solder ball pad.

Claim 14 (original) The wafer of claim 13, such that the moat prevents flow of liquefied polymer collar from within the moat to without the moat during and subsequent to heating of the wafer.

Claims 15-21 (canceled)

Claim 22 (previously presented) The method of claim 2, in which the at least one passivation layer is an insulating layer.

BEST AVAILABLE COPY

Serial No. 10/672,165

PATENT
Docket No. 72145.012400/US

Claim 23 (previously presented) The method of claim 13, in which the moat is positioned relative to the solder ball pad to contain liquefied material that may flow to the moat in a direction substantially away from the solder ball pad.

Claim 24 (previously presented) The method of claim 13, in which at least a portion of the polymer collar is positioned at a height, relative to the wafer, above the top of the moat.

Claim 25 (previously presented) The method of claim 13, in which the moat is formed in a passivation layer.

Claim 26 (previously presented) The method of claim 13, in which the moat is formed in an insulating layer.

Claim 27 (new) A chip scale package of an integrated circuit, comprising:

- (a) at least one solder ball pad;
- (b) a moat around each solder ball pad;
- (c) a first passivation layer disposed on the integrated circuit; and
- (d) a second passivation layer disposed on the first passivation layer, wherein the moat is formed in the second passivation layer.

Claim 28 (new) A chip scale package of an integrated circuit, comprising:

- (a) at least one solder ball pad;
- (b) a solder ball at each solder ball pad;
- (c) a collar around the solder ball; and
- (d) a moat around each solder ball pad for containing liquefied material from the collar that flows to the moat.

Claim 29 (new) A chip scale package of an integrated circuit disposed in a semiconductor substrate, comprising:

- (a) at least one solder ball pad;

Serial No. 10/672,165

PATENT
Docket No. 72145.012400/US

- (b) a moat around each solder ball pad; and
- (c) at least one passivation layer disposed on the integrated circuit, wherein the moat is formed in the at least one passivation layer, but not in the semiconductor substrate.

Claim 30 (new) The wafer of claim 14, such that the moat further prevents flow of liquefied polymer collar from within the moat to without the moat prior to heating of the wafer.

Claim 31 (new) The chip scale package of claim 1 wherein the liquefied material is provided for forming a collar around the solder ball.